

# IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI

ISVLSI  
2013

August 5-7, 2013  
Natal, BRAZIL



Monday, August 5	
09:00-09:30	Opening Session
09:30-10:30	Keynote 1: Manuel D'Abreu (Sandisk) <b>NAND Flash Memory: the Driving Technology in Digital Storage - Overview and Challenges</b>
10:30-10:45	Coffee break
10:45-12:25	<div> <p><u><a href="#">S1: Network-on-Chip Design</a></u></p> <p><b>Do We Need Wide Flits in Networks-On-Chip?</b> Junghee Lee, Chrysostomos Nicopoulos, Sung Joo Park, Madhavan Swaminathan and Jongman Kim</p> <p><b>Determining the Test Sources/Sinks for NoC TAMs</b> Alexandre Amory, Edson Moreno, Marcelo Lubaszewski and Fernando Moraes</p> <p><b>A Dependable and Power-Efficient NoC Architecture</b> Majed Valadbeigi, Farshad Safaei, Amin Belghadr and Bahareh Pourshirazi</p> <p><b>Real-Time Low-Power Task Mapping in Networks-on-Chip</b> M. Norazizi Sham Mohd Sayuti and Leandro Soares Indrusiak</p> </div> <div> <p><u><a href="#">S2: Verification &amp; Debug</a></u></p> <p><b>Effective Combination of Algebraic Techniques and Decision Diagrams to Formally Verify Large Arithmetic Circuits</b> Farimah Farahmandi, Bijan Alizadeh and Zain Navabi</p> <p><b>Mutation-based Technique for Automatic Correction of Functional Bugs in Digital Designs</b> Payman Behnam, Bijan Alizadeh and Zainalabedin Navabi</p> <p><b>Using Guiding Heuristics to Improve the Dynamic Checking of Temporal Properties in Data Dominated High-Level Designs</b> Alair Dias Junior and Diogenes Silva Junior</p> <p><b>Data Extraction from SystemC Designs using Debug Symbols and the SystemC API</b> Jannis Stoppe, Robert Wille and Rolf Drechsler</p> </div>
12:30-14:00	Lunch break
14:00-15:00	Invited talk: Manfred Glesner and François Philipp (TU Darmstadt) <b>Embedded Systems Design for Smart System Integration</b>
15:00-16:15	<div> <p><u><a href="#">S3: Novel Processor Architectures</a></u></p> <p><b>LimbiC: An Adaptable Architecture Description Language Model for Developing an Application-Specific Image Processor</b> Carsten Tradowsky, Tanja Harbaum, Shaver Deyerle and Juergen Becker</p> <p><b>A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP context</b> Vianney Lapotre, Purushotham Murugappa, Guy Gogniat, Amer Baghdadi, Michael Huebner and Jean-Philippe Diquet</p> <p><b>A study on Polymorphing Superscalar Processor Dynamically to Improve Power Efficiency</b> Sudarshan Srinivasan, Rance Rodrigues, Anunachalam Annamalai, Israel Koren and Sandip Kundu</p> </div> <div> <p><u><a href="#">S4: Memory Design</a></u></p> <p><b>Ground Gated 8T SRAM Cells with Enhanced Read and Hold Data Stability</b> Hailong Jiao and Volkan Kursun</p> <p><b>A Discussion on SRAM Forward/Inverse Problem Analyses for RTN Long-Tail Distributions</b> Worawit Sohma, Hiroyuki Yamauchi and Ma Yuyu</p> <p><b>Characterization of a Low Leakage Current and High-Speed 7T SRAM Circuit with Wide Voltage Margins</b> Khawar Sarfraz and Volkan Kursun</p> </div>
16:15-16:30	Coffee break
16:30-17:45	<div> <p><u><a href="#">S5: Security</a></u></p> <p><b>Dynamic Encryption Key Design and Management for Memory Data Encryption in Embedded Systems</b> Mei Hong, Hui Guo and Sri Parameswaran</p> <p><b>A Double-width Algorithmic Balancing to prevent Power Analysis Side Channel Attacks in AES</b> Ankita Arora, Jude Angelo Ambrose and Sridevan Parameswaran</p> <p><b>State Encodings and Structural Modifications for Security: Methods for Reducing Peak Current Variations</b> Mike Borowczak and Ranga Vemuri</p> </div> <div> <p><u><a href="#">S6: CAD Tools and Methods</a></u></p> <p><b>Simultaneous Gate Sizing and Vth Assignment using Lagrangian Relaxation and Delay Sensitivities</b> Guilherme Flach, Tiago J. Reimann, Gracieli Posser, Marcelo Johann and Ricardo Reis</p> <p><b>STAIRoute: Global Routing using Monotone Staircase Channels</b> Bapi Kar, Susmita Sur-Kolay and Chittaranjan Mandal</p> <p><b>A novel tool flow for increased routing configuration similarity in multi-mode circuits</b> Brahim Al Farisi, Elias Vansteenkiste, Karel Bruneel and Dirk Stroobandt</p> </div>
17:45-19:00	Steering Committee Meeting
19:00-20:00	Welcome cocktail

Tuesday, August 6		
09:00-10:00	Keynote 2: Erik Jan Marinissen (IMEC) Murphy Goes 3D	
10:00-10:20	Coffee break	
10:20-12:00	<p><a href="#">S7: Reliability and Variability Issues</a></p> <p><b>On-chip clock error characterization for clock distribution system</b> Chuan Shan, Dimitri Galayko and François Ançeau</p> <p><b>Using Electromagnetic Emanations for Variability Characterization in Flash-Based FPGAs</b> Jimmy Fernando Tamilo, Jorge Tonfat, Ricardo Reis, Fernanda Kastensmidt, Florent Bruguier, Morgan Bourrée, Pascal Benoit and Lionel Torres</p> <p><b>Whitespace-Aware TSV Arrangement in 3D Clock Tree Synthesis</b> Xin Li, Wulong Liu, Haixiao Du, Yu Wang, Yuchun Ma and Huazhong Yang</p> <p><b>Mitigate TSV Electromigration for 3D ICs - From the Architecture Perspective</b> Yuanqing Cheng, Aida Todri-Sanial, Alberto Bosio, Luigi Dillillo, Patrick Girard, Arnaud Virazel, Pascal Vivet and Marc Belleville</p>	<p><a href="#">S8: Energy-aware Design Techniques</a></p> <p><b>Program Phase Duration Prediction and its Application to Fine-Grain Power Management</b> Sudarshan Srinivasan, Raghavan Kumar and Sandip Kundu</p> <p><b>Exploiting Body Biasing For Leakage Reduction: A Case Study</b> Andrea Manuzzato, Fabio Campi, Davide Rossi, Valentino Liberali and Davide Pandini</p> <p><b>A power gating design framework integrated in a cycle accurate simulator</b> Davide Zoni and William Fornaciari</p> <p><b>Saliency-driven Dynamic Configuration of HMAX for Energy-efficient Multi-object Recognition</b> Sungho Park, Ahmed Al Maashri, Yang Xiao, Kevin Irick and Vijaykrishnan Narayanan</p>
12:00-14:00	Lunch break	
14:00-15:00	Invited talk: Lech Jozwiak (Technical University of Eindhoven) HW/SW Architecture Co-synthesis of ASIP-based MPSoCs for Highly-demanding Applications	
15:00-16:15	<p><a href="#">Poster Intro</a></p> <p><b>An Analytical Dynamic and Leakage Power Model for FPGAs</b> Hossein Mehri and Bijan Alizadeh</p> <p><b>Symbolic Verification of Timed Asynchronous Hardware Protocols</b> Krishnaji Desai, Kenneth Stevens and John O'Leary</p> <p><b>Distributed Resource Management in NoC-Based MPSoCs with Dynamic Cluster Sizes</b> Guilherme Machado de Castilhos, Marcelo Mandelli, Guilherme Madalozzo and Fernando Moraes</p> <p><b>On Analyzing and Mitigating SRAM BER due to Random Thermal Noise</b> Vikram Suresh and Sandip Kundu</p> <p><b>Power and Performance Evaluation of 3-D Stacked Floating-point Multipliers</b> Jubei Tada, Ryusuke Egawa and Hiroaki Kobayashi</p> <p><b>Design of Reversible Decimal Compressors</b> Sai Phaneendra P, Chetan Vudadha, Sreehari Veeramachaneni, Syed Ershad Ahmed and Srinivas M B</p> <p><b>Efficient use of solar power in micro scale solar energy harvesting through battery management</b> Hafeez Kt, Ghanashyam Hs, Ashudeb Dutta, Shiv Govind Singh and Shiva Kumar K</p> <p><b>Routing-Aware Resource Allocation for Mixture Preparation in Digital Microfluidic Biochips</b> Sudip Roy, Partha P. Chakrabarti, Srijan Kumar, Bhargab B. Bhattacharya and Krishnendu Chakrabarty</p> <p><b>On Run-time Task Graph Extraction in MPSoC</b> Kunal Ganeshpure and Sandip Kundu</p> <p><b>High and Low Side High Voltage Switch with over current and over voltage protection</b> Walter Luis Tercariol, Richard Saez and Ivan Nascimento</p> <p><b>A Novel Optimization Method for Reversible Logic Circuit Minimization</b> Matthew Morrison and Nagarajan Ranganathan</p> <p><b>Neutron-induced Single Event Effects Analysis in a SAR-ADC Architecture Embedded in a Mixed-Signal SoC</b> Lucas Tambara, Fernanda Kastensmidt, Marcelo Lubaszewski, Tiago Balen and Paolo Rech</p> <p><b>Behavioral Model of Integrated Qubit Gates for Quantum Reversible Logic Design</b> Matthew Lewandowski, Nagarajan Ranganathan and Matthew Morrison</p> <p><b>Performance and Energy Efficient Cache System Design: Simultaneous Execution of Multiple Applications on Heterogeneous Cores</b> Venkateswaran Nagarajan, Akash Sridhar, Kartik Lakshminarasimhan, Prashanth Thinakaran, Rajagopal Hariharan, Vinesh Srinivasan, Ram Srivatsa Kannan and Aswin Kumar Sridharan</p> <p><b>Comparison Between Three RTL and Standard Cells Models of the Multiplicative Inverse Calculation of Galois Field Elements for VLSI</b> Otacilio De Araozjo Ramos Neto, Antonio Carlos Cavalcanti and Ruy Alberto Pisani Altafim</p>	
16:15-16:30	Coffee break	
16:30-17:30	Poster Session	
17:30-18:00	CI Brazil Program	
18:00-19:30	<p>Social Event</p> <p><a href="#">Fogo &amp; Chama Steak House</a></p>	

<b>Wednesday, August 7</b>	
09:00-10:00	<b>Keynote 3: Mircea Stan (University of Virginia)</b> <b>Breaking power delivery walls using voltage stacking</b>
10:00-10:20	<b>Coffee break</b>
10:20-11:20	<p><a href="#">Ph.D. Forum</a></p> <p><b>Memory Subsystem Architecture Design for Multimedia Applications</b> Alexsandro Cristovao Bonatto and Altamiro Susin</p> <p><b>Design &amp; Implementation of Software Defined Radios on a Homogeneous Multi-Processor Architecture</b> Roberto Airolidi and Jari Nurmi</p> <p><b>Design of Standard-Cell Libraries for Asynchronous Circuits with the ASCEnD Flow</b>Matheus Moreira and Ney L. V. Calazans</p> <p><b>NoC Design and Optimization of Multicore Media Processors</b> Basavaraj Talwar and Bharadwaj Amrutur</p> <p><b>Fault Recovery Communication Protocol for NoC-based MPSoCs</b> Eduardo Wächter, Alexandre Amory and Fernando Moraes</p> <p><b>A Yield-driven Regular Layout Synthesis</b> Cristina Meinhardt and Ricardo Reis</p>
11:20-12:00	
12:00-14:00	<b>Lunch break</b>
14:00-15:00	<b>Invited talk: Marcelo Johann (Universidade Federal do Rio Grande do Sul)</b> <b>Recent Advances and Challenges in Physical Design Automation</b>
15:00-16:15	<p><a href="#">S9: Logic and High Level Synthesis</a></p> <p><b>Branch-and-Bound Style Resource Constrained Scheduling using Efficient Structure-Aware Pruning</b> Mingsong Chen, Saijie Huang, Geguang Pu and Prabhat Mishra</p> <p><b>Logic Synthesis for Manufacturability Considering Regularity and Lithography Printability</b> Lucas Machado, Vinicius Dal Bem, Renato Ribas and André Reis</p> <p><b>Iterative Remapping Respecting Timing Constraints</b> Lucas Machado, Vinicius Callegaro, Mayler Martins, Renato Ribas and André Reis</p>
16:15-16:40	Closing session